欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
Qualcomm中國

Staff Analog Mixed Signal Integrated Circuit Designer

收藏職位
  • 我要分享
  • 12萬-24萬/年
  • 上海
  • |
  • 工作經(jīng)驗不限
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎金,五險一金,福利好,老板nice,年底雙薪,股票期權(quán),年度旅游,技術(shù)領(lǐng)先,成長空間大,通訊津貼,交通補助,節(jié)日禮物,技能培訓(xùn)

發(fā)布時間: 2020-04-08發(fā)布

職位描述

Senior/Staff Analog Mixed Signal Integrated Circuit Designer
 
Job Overview:
We are seeking for Senior Staff Analog Mixed Signal Integrated Circuit Designers with excellent design skills who will be contributing in a team environment in the development of high-speed mixed-signal IPs in advanced CMOS processes. You will use your skills as an Integrated Circuit designer while applying them to a vast array of process technologies, system applications, and new technology development. Tasks will include the development of block level definitions and requirements, detailed circuit design and schematic creation, circuit simulation, manual layout, physical verification (Layout vs. Schematic and Design Rule Checking), behavior modelling using Verilog-A or Verilog-AMS, and full chip verification in a variety of silicon process technologies.
 
Minimum Qualifications:
- Advanced degree -either MS or PhD is preferred in Electrical Engineering with proven record in analog and mixed signal design experience. (10+ years with a technical MS or 7+ years with a technical PhD) 
- Experience with all of the following: Design automatic skills in IC custom design tools (e.g. Cadence or Mentor) for schematic capture, circuit simulation, full custom layout; mixed-signal circuit design experience (Digital and Analog); physical verification skills utilizing Cadence Assura; behavior modelling skills using Verilog-A or Verilog-AMS, and full-chip functional/performance verification methods. 
- Tape out experience with high-performance VCO, high-speed frequency-divider and other blocks of PLL. Familiar with EM simulation tools such as HFSS/VPCD/PeakView etc.
- Tape out experience of ADC/DAC/LDO/Bandgap/XTAL/SERDES is a plus.
- Familiarity with sub-threshold designs
- Excellent understanding of device physics
- Experience performing chip level integration
- Experience in electronics test lab
- Self-motivated with good analytical and problem solving skills. Good communication and teamwork skills.
 
Education Requirements:
Master/ PhD degree of Electrical Engineering

職位發(fā)布者

Emily Ge

HR

7天

簡歷處理用時

100%

簡歷及時處理率

您還未登錄。已有賬號, 點此登錄,直接投遞

推薦朋友

一鍵投遞