欧美一级婬片免费午夜视频_88精品国产免费_午夜宅男国产在线播放_亚洲高清无码在线观看_免费A级毛片在线播放不收费

關(guān)注微信 意見反饋

掃描關(guān)注摩爾人半導(dǎo)體招聘

摩爾人招聘
確定

您已提交成功

查看幫助中心
對(duì)職位有興趣?上傳您的簡(jiǎn)歷無需注冊(cè),即可直接投遞您心儀的職位
Cadence

Senior Application Engineer (Front-end Verification)

收藏職位
  • 我要分享
  • 25萬-30萬/年
  • 北京
  • |
  • 1-3年
  • |
  • 碩士
  • |
  • 全職

職位誘惑: 年終獎(jiǎng)金,五險(xiǎn)一金,股票期權(quán)

發(fā)布時(shí)間: 2021-01-12發(fā)布

職位描述

Position Description:
- Work closely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution, simulation Emulation and Acceleration products.
- Plan, execute and manage key technical evaluations and benchmark with existing and potential customers.
- Train, ramp-up and accompany customer project.
- Conduct basic and advanced trainings, presentations and demos as necessary.
- Providing technical expertise to address clients’ queries, which need expert involvement.
- Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.
 
Position Requirements:        
- 4~8 years’ experience in the following areas:
-  Design experience in Verilog/VHDL for IP or SoC chip level.
- HW verification with knowledge of System Verilog/VHDL and HDL simulators
- FPGA prototyping project experience
- Experience with hardware emulator or accelerator is a big advantage
-  Advanced Verification Methodology like UVM is a plus
- Knowledge of Unix and Linux is highly desired
- Strong verbal and written communication skills in English
- Strong teamwork skills with good human relationship

職位發(fā)布者

cadence hr

Sr.Manager&BP

7天

簡(jiǎn)歷處理用時(shí)

99%

簡(jiǎn)歷及時(shí)處理率

您還未登錄。已有賬號(hào), 點(diǎn)此登錄,直接投遞

推薦朋友

一鍵投遞