Digital FE Design Engineer
- 20萬-30萬/年
- 上海
- |
- 1-3年
- |
- 本科
- |
- 全職
職位誘惑: 成長空間大,十五薪,福利好,技術(shù)領(lǐng)先
發(fā)布時間: 2020-04-02發(fā)布
職位描述
JOB DESCRIPTION:
1. Build SoC/IP level Spyglass/Synthesis/Timing Analysis/Formality Check/CDC flow
2. Do SoC/IP level synthesis / timing analysis / formality check / CDC check
3. Deliver constraints and closely co-work timing closure with P&R
4. Take some block level RTL coding
QUALIFICATION:
1. MSEE with >3 year+ experience of digital design experience;
2. Relevant experience in complex timing closure;
3. Be familiar with DC/PT/formality check tools
4. Be familiar with Tcl/Perl/…. Scripts language
5. RTL coding experience is a plus